

4 Register Allocation

C-4.1

Use of registers:

1. intermediate **results of expression evaluation**
2. reused results of expression evaluation (CSE)
3. contents of frequently used **variables**
4. **parameters** of functions, **function result** (cf. register windowing)
5. stack pointer, **frame pointer**, heap pointer, ...

Number of registers is limited - for each register class: address, integer, floating point

Specific allocation methods for different context ranges:

- 4.1 expression trees (Sethi, Ullman)
- 4.2 basic blocks (Belady)
- 4.3 control flow graphs (graph coloring)

Register allocation aims at reduction of

- number of memory accesses
- spill code, i. e. instructions that store and reload the contents of registers

Symbolic registers: allocate a new symbolic register to each value assignment (single assignment, no re-writing); defer allocation of real registers to a later phase.

© 2013 bei Prof. Dr. Uwe Kastens

Lecture Compilation Methods SS 2013 / Slide 401

Objectives:

Overview on register allocation

In the lecture:

Explain the use of registers for different purposes.

Suggested reading:

Kastens / Übersetzerbau, Section 7.5


Register Windowing

C-4.2

Register windowing:

- Fast storage of the processor is accessed through a window.
- The n elements of the window are used as registers in instructions.
- On a call the window is shifted by $m < n$ registers.
- Overlapping registers can be used under different names from both the caller and the callee.
- Parameters are passed without copying.
- Storage is organized in a ring; 4-8 windows; saved and restored as needed

Typical for Risc processors, e.g. Berkley RISC, SPARC



© 2002 bei Prof. Dr. Uwe Kastens

Lecture Compilation Methods SS 2013 / Slide 402

Objectives:

Understand the technique of register windowing

In the lecture:

Explain the technique.

Suggested reading:

Kastens / Übersetzerbau, Section 7.5

Suggested reading:

Lecture "Grundlagen der Rechnerarchitektur"


Questions:

- Describe a situation when large runtime costs are caused by save and restore of the ring storage.

Activation Records in Register Windows

C-4.3

- **Parameters** are passed in overlap area **without copying**.
- **Registers need not be saved** explicitly.
- If **window is too small** for an activation record, the remainder is allocated on the **run-time stack**; pointer to it in window.



Lecture Compilation Methods SS 2013 / Slide 403

Objectives:

Use of register windowing

In the lecture:

- Explain how the technique is used.
- Explain the relation to the run-time stack.

Suggested reading:

Kastens / Übersetzerbau, Section 7.5

Questions:

- Under what restriction can the register windows completely substitute the activation records of certain functions?

4.1 Register Allocation for Expression Trees

C-4.4

Problem:

Generate code for **expression** evaluation.

Intermediate results are stored in registers.

Not enough registers:

spill code saves and restores.

Goal:


Minimize amount of spillcode.

see C-4.5a for optimality condition

Basic idea (Sethi, Ullman):

For each subtree minimize the **number of needed registers**:

evaluate **first the subtree that needs most** registers



Lecture Compilation Methods SS 2013 / Slide 404

Objectives:

Select evaluation order determines number of needed registers

In the lecture:

- Show that evaluation order determines the number of registers needed for a subtree.
- Explain the computation of needed registers.


Suggested reading:

Kastens / Übersetzerbau, Section 7.5.3

Assignments:

- Apply the technique for several register classes.

Expression Tree Attribution




Code (T_r)
store R_r, h
 Code (T_l)
load h, R_r
 op R_r, R_l

Implementation by attribution of trees:

- Phase 1** bottom-up: needed registers, evaluation order
- Phase 2** top-down: allocate registers
- Phase 3** bottom-up: compose code in evaluation order

load h, R_r is not needed if h can be a memory operand in op h, R_l



© 2007 Prof. Dr. Uwe Kastens

Objectives:

Tree attribution in phases

In the lecture:

- Explain the spill code situation.
- Explain the example.
- Explain in attribute grammar terminology.

Suggested reading:

Kastens / Übersetzerbau, Section 7.5.3

Questions:

- Assume that in an expression tree spill code is generated at 2 nodes. Where are these nodes?
- Specify the technique by an attribute grammar.

Contiguous code vs. optimal code


The method assumes that the **code for every subtree is contiguous**.
 (I.e. there is no interleaving between the code of any two disjoint subtrees.)

The **method is optimal** for a certain **configuration of registers and operations**, iff every **optimal evaluation code** can be arranged to be **contiguous**.

Counter example:

Registers: 3 int and 3 float
 Register need: (i, f) from (0, 0) to (3, 3)

Operations: int- and float- arithmetic,
 toFloat (widening)



register use: (3, 3) (1, 0) (0, 1) (0, 0) (0, 3) (0, 1) (0, 2) (0, 1)

contiguous: T_a add_i toFloat **store_f** T_b sub_f **load_f** add_f

optimal: T_a add_i T_b sub_f toFloat add_f

register use: (3, 3) (1, 0) (1, 3) (1, 1) (1, 2) (0, 1)

© 2013 Prof. Dr. Uwe Kastens

Objectives:

Understand the optimality condition

In the lecture:

- Explain the condition for optimality.
- Explain the counter example.

Suggested reading:

Kastens / Übersetzerbau, Section 7.5.3

4.2 Register Allocation for Basic Blocks by Life-Time Analysis C-4.6

Lifetimes of values in a basic block are used to minimize the number of registers needed.

1st Pass: Determine the **life-times** of values: from the definition to the last use (there may be several uses!).

Life-times are represented by intervals in a graph

cut of the graph = number of **registers needed** at that point

at the end of 1st pass:

maximal cut = number of register needed for the basic block

allocate registers **in the graph**:

In case of shortage of registers: select values to be **spilled**; **criteria**:

- a **value that is already in memory** - store instruction is saved
- the **value that is latest used again**

2nd Pass: allocate registers **in the instructions**; evaluation order remains unchanged

The technique has been presented originally 1966 by

Belady as a **paging technique for storage allocation**.

Lecture Compilation Methods SS 2013 / Slide 406

Objectives:

Specify life-time and register need by interval graphs

In the lecture:

- Explain the technique using the example of C-4.7; show its characteristics;
- reused intermediate results,
- evaluation order remains unchanged,
- interpretation as a paging technique.


Suggested reading:

Kastens / Übersetzerbau, Section 7.5.2

Questions:

- Explain the criteria for selecting values to be spilled.
- Explain the technique in terms of memory paging.

Example for Belady's Technique C-4.7



Lecture Compilation Methods SS 2013 / Slide 407

Objectives:

Example for C-4.6

In the lecture:

Explain

- the example,
- the variants of allocation,
- the application of the selection criteria.

Suggested reading:

Kastens / Übersetzerbau, Section 7.5.2, Abb. 7.5-3

Assignments:

- Apply the technique for another example.

Questions:

- Explain the alternatives (b) and (c).

4.3 Register Allocation by Graph Coloring

C-4.8

Definitions and uses of variables in control-flow graphs for **function bodies** are analyzed (DFA). Conflicting life-times are modelled. Presented by **Chaitin**.

Construct an interference graph:

Nodes: Variables that are candidates for being kept in registers

Edge {a, b): **Life-times** of variables a and b overlap
=> a, b have to be kept in different registers

Life-times for CFGs are determined by **data-flow analysis**.

Graph is „colored“ with register numbers.

NP complete problem; **heuristic technique** for coloring with k colors (registers):

eliminate nodes of degree < k (and its edges)

if the graph is finally empty:

graph can be colored with k colors

assign colors to nodes in reverse order of elimination

else

graph can not be colored this way

select a node for spilling

repeat the algorithm without that node

© 2011 bei Prof. Dr. Uwe Kastens

Lecture Compilation Methods SS 2013 / Slide 408

Objectives:

Overlapping life-times modelled by interference graphs

In the lecture:

- Explain the interference graph using the example of C-4.9.
- Demonstrate the heuristics.

Suggested reading:

Kastens / Übersetzerbau, Section 7.5.4


Questions:

- Why is DFA necessary to determine overlapping life-times? Why can't one check each block separately? Give an example where that simplified approach would yield wrong results.
- Show a graph that is k-colorable that is not colored successfully by this heuristic.

Example for Graph Coloring

C-4.9


CFG with definitions and uses of variables




variables in memory: x, y, z

variables considered for register alloc.:
a, b, c, d, e, f

results of live variable analysis:
b, d, e



interference graph



© 2013 bei Prof. Dr. Uwe Kastens

Lecture Compilation Methods SS 2013 / Slide 409

Objectives:

Example for C-4.8

In the lecture:

Explain the example

Suggested reading:

Kastens / Übersetzerbau, Section 7.5.4, Fig. 7.5-6

Assignments:

- Apply the technique for another example.

Questions:

- Why is variable b in block B5 alive?