Universität Paderborn - Home Universität Paderborn
Die Universität der Informationsgesellschaft

Parallel Programming WS 2014/2015 - Slide 27d

Next Slide Previous Slide Next Slide

Objectives:
Stepwise monitor design

In the lecture:
Explain step 4 for the buffer example.
Here the signal-calls are inserted at positions where the release-condition is guaranteed to hold - not only may hold. (So the loops around wait are in this case only needed if we have signal-and-continue semantics.)

Generiert mit Camelot | Probleme mit Camelot? | Geändert am: 09.10.2014